Moteur de recherche d’entreprises européennes

Financement de l’UE (8 182 400 €) : Environnement de conception ouvert pour les puces européennes - Conception de systèmes sur puce numériques Hor 01/06/2026 Programme de recherche et d'innovation de l'UE « Horizon »

Texte

Environnement de conception ouvert pour les puces européennes - Conception de systèmes sur puce numériques

"ODE4EC-DIG aims to develop a complete, open-source Electronic Design Automation (EDA) flow for digital System-on-Chip (SoC) design, targeting advanced 65-28nm technology nodes. This project addresses Europe's dependency on costly, foreign EDA tools by creating accessible alternatives for research and SMEs, and reducing costs for industrial design flows. The primary objective is to deliver an integrated high-level to GDSII design flow, enabling automated ASIC generation from C/C++ to physical layout. To achieve this goal, the project will improve the quality, stability, and reliability of the core EDA tools. It will provide more accurate timing models and dynamic power estimations. Tool interoperability and flow orchestration will be improved through standardized APIs, which will also ensure sustainable and reproducible design flows. Machine learning will automate multi-objective optimization to improve PPA (Power, Performance, and Area) metrics. Memory integration will be streamlined by developing a standard interface and validated SRAM macros. The project will also support advanced packaging and die-to-die communication with open Application Design Kits (ADKs) and physical demonstrators. The tools will be validated through rigorous testing and multiple tapeouts. The consortium is built on a strong and active community of developers and strives to involve more users who can contribute to developing and maintaining open-source EDA tools. By facilitating knowledge sharing and collaboration, ODE4EC-DIG aims to accelerate the adoption of open-source EDA solutions and drive the growth of the European microelectronics ecosystem. ODE4EC-DIG addresses the ""Open-source EDA tools development"" call, aiming to improve and deliver open-source EDA tools for large-scale designs. It focuses on parasitic extraction, memory generators, hierarchical flows, timing and power analysis, and SoC integration, aligning with the Chips JU Multi Annual Work programme 2023-2027. "


Agencia Estatal Consejo Superior de Investigaciones Cientificas 497 725 €
Barcelona Supercomputing Center Centro Nacional de Supercomputacion 351 250 €
Commissariat a L Energie Atomique et aux Energies Alternatives 552 922 €
Eidgenoessische Technische Hochschule Zuerich 731 250 €
Hochschule FUR Angewandte Wissenschaften Munchen 359 114 €
IHP GmbH - Leibniz Institute FOR High Performance Microelectronics 388 535 €
Inesc Tec - Instituto de Engenhariade Sistemas e Computadores, Tecnologia e Ciencia 313 750 €
Joseki Solutions Informatikai kft. 127 500 €
Julius-Maximilians-Universitat Wurzburg 184 375 €
Kepler 258 375 €
Kungliga Tekniska Hoegskolan 91 500 €
Nanowired GmbH 170 250 €
Panepistimio Thessalias 1 134 375 €
Politecnico Di Milano 600 625 €
Politecnico Di Torino 577 500 €
Qamcom Research AND Technology AB 82 860 €
Resiltech Srl 210 000 €
Seamless Waves 297 075 €
Sorbonne Universite 637 119 €
Stmicroelectronics Srl 199 500 €
Technische Universitat Darmstadt 216 875 €
Universitat Linz 93 808 €
Yosyshq GmbH 106 118 €

https://cordis.europa.eu/project/id/101252715

Cette annonce se réfère à une date antérieure et ne reflète pas nécessairement l’état actuel.